At Embedded World 2024, Daedalean’s Director of Engineering, Dr. Niels Haandbaek, presented a paper describing the architecture of the Daedalean Tensor Accelerator (DTA) and how it made possible computing performance never before seen on a platform satisfying performance, pricing, and certification requirements.

The paper, FPGA Design and Implementation of a High-Performance Avionics Certifiable CNN Accelerator, co-authored by Dr. Haanbaek, Johannes Frohnhofen, Christoph Glattfelder, Marc Gantenbein, Max Wipfli, Noam Gallmann, and Dr. Sota Sawaguchi, details experimental results of the research we first mentioned in a web post which outlined Daedalean’s exploration of GPU- to ASIC- and finally FPGA-based processing solutions.

This article was originally published by Daedalean.



Visit Supplier

Visit Supplier Website

Contact Daedalean


Daedalean AG
Albisriederstrasse 199
8047 Zürich

More News

Contact Daedalean

Use the form to get in touch with Daedalean directly to discuss any requirements you might have.

    We'd love to send you the latest news and information from the world of Future Transport-News. Please tick the box if you agree to receive them.

    For your peace of mind here is a link to our Privacy Policy.

    By submitting this form, you consent to allow Future Transport-News to store and process this information.